

ENGLISH TRANSLATION  
OF INTERNATIONAL  
APPLICATION AS FILED

DESCRIPTION  
DC/DC CONVERTER

TECHNICAL FIELD

**[0001]** The present invention relates to a DC/DC converter for converting an inputted power supply voltage into a predetermined DC voltage, and more particularly, to a current-mode DC/DC converter.

BACKGROUND ART

**[0002]** DC/DC converters include DC/DC converter types which comprise a switching element between a power input terminal and a terminal for outputting a predetermined DC voltage, connected to a load, wherein a predetermined DC voltage is maintained through opening and closing of the switching element. Such types are widely used owing to their small size and the high efficiency that they afford. There exists an approach for controlling the opening and closing of the switching element, involving detecting and feeding back the current flowing in a coil connected to the switching element (for instance, Patent Document 1, Patent Document 2 and Japanese Patent Application No. 2003-111242). A converter employing that technique is called a current-mode DC/DC converter.

**[0003]** Fig. 5 illustrates a circuit example of a current-mode DC/DC converter. This DC/DC converter 101 comprises a switching element 114 and a coil 116 which are corresponding to the above-described

constituent elements; through the opening and closing of the switching element 114, power from an input power supply ( $V_{CC}$ ) is supplied via a coil 116 to an output terminal OUT, connected to a load 103, in such a way so as to preserve a predetermined DC voltage at the output terminal OUT.

**[0004]** In addition to the switching element 114 and the coil 116, the DC/DC converter 101 comprises a switching element 115 connected in series to the switching element 114, for performing an opening and closing operation alternately with the switching element 114; a coil current detection resistor 117 for detecting current flowing in the coil 116; a smoothing capacitor 118 connected to the load-side of the coil current detection resistor 117, for smoothing voltage at an output terminal OUT; a reference current value control circuit 108 for detecting voltage on the load side of the coil current detection resistor 117, and for controlling a reference current value which is a maximum current flowing in the coil 116; a clock generator 110 for generating a reference clock CLK; a feedback circuit 109 for, in synchrony with the reference clock CLK, outputting signals for the opening and closing operation, specifically, signals for closing the switching element 114 (opening the switching element 115) until the current flowing in the coil 116 exceeds the reference current value, and for opening the switching element 114 (closing the switching element 115) when the current flowing in the coil 116 exceeds the reference current value; and buffers 111, 112 provided between the

feedback circuit 109 and the switching elements 114, 115.

**[0005]** Patent Document 1: Japanese Patent Application

Laid-open No. H11-75367

Patent Document 2: Japanese Patent Application

Laid-open No. 2003-319643

## DISCLOSURE OF THE INVENTION

### PROBLEM TO BE SOLVED BY THE INVENTION

**[0006]** An electrolytic capacitor, which has large-capacitance, is ordinarily employed as the smoothing capacitor 118 used in this DC/DC converter 101, with a view of suppressing output voltage ripple (fluctuation) and improving transient response by changing the output current.

**[0007]** However, an electrolytic capacitor breaks down when an opposite voltage is applied, on account of excessive noise or by being reverse-connected by mistake since it possesses polarity, and involves also smoke-generation and ignition dangers, by virtue of their internal structure. As illustrated in Fig. 7, a capacitor has, besides a nominal capacitance  $C$ , an equivalent series resistance (ESR) derived from lead wires and the internal structure of the capacitor; herein, the large ESR value ( $R_{ESR}$ ) of an electrolytic capacitor results in a large ripple voltage.

**[0008]** The use of a ceramic capacitor has been proposed, therefore, as it lacks polarity, poses no smoke-generation and ignition dangers,

and has a small ESR value ( $R_{ESR}$ ). However, replacing the electrolytic capacitor by a ceramic capacitor in the circuit of Fig. 5 gives rise to the below-described problems of undershoot and overshoot.

**[0009]** Specifically, undershoot and overshoot occur ordinarily when the output current changes sharply in response to load changes, until the DC/DC converter 101 can respond to such a change through feedback. When a large-capacitance electrolytic capacitor is used in the DC/DC converter 101, undershoot and overshoot are sufficiently suppressed by the charge accumulated in the capacitor so as not to pose problems; a ceramic capacitor, however, is problematic in that its small capacitance affords insufficient undershoot and overshoot suppression, which impairs transient response. Fig. 6(a) and (b) illustrate this phenomenon. As illustrated in the DC characteristic diagram of Fig. 6(a), the output voltage  $V_o$  in the DC/DC converter 101 is kept at the set voltage  $V_{ref}$  whether the output current  $I_o$  increases or decreases. Large undershoot and overshoot generated upon sharp changes in the output current cannot be suppressed when a ceramic capacitor is used, as illustrated in Fig. 6(b).

**[0010]** Since the ESR value ( $R_{ESR}$ ) of a ceramic capacitor is small, moreover, the DC/DC converter 101 is problematic in that it is prone to undergo oscillation. On account of the load 103 and the smoothing capacitor 118, the DC/DC converter 101 has 1-pole, 1-zero frequency characteristics such as the characteristic curve A and characteristic curve B illustrated in Fig. 8. The pole frequency ( $f_p$ ) and the zero

frequency ( $f_z$ ) are given by the formulas below.

$$f_p = 1 / (2\pi \cdot R_o \cdot C_{OUT}) \quad \dots (1)$$

$$f_z = 1 / (2\pi \cdot R_{ESR} \cdot C_{OUT}) \quad \dots (2)$$

In the formulas,  $R_o$  is the resistance of the load,  $C_{OUT}$  is the capacitance of the smoothing capacitor 118, and  $R_{ESR}$  is the ESR value of the smoothing capacitor 118. The X-axis in Fig. 8 is a logarithmic scale; herein, the  $f_p$  of characteristic curve A and characteristic curve B in the figure are depicted coinciding with each other.

**[0011]** The larger the frequency difference between  $f_p$  and  $f_z$  is, the larger the maximum angle of phase rotation becomes. In Fig. 8, for instance, the frequency difference between  $f_p$  and  $f_z$  of characteristic curve B is larger than that of characteristic curve A, and hence the maximum angle of phase rotation of the former is larger as well. A large maximum angle of phase rotation, to which further phase rotation on account of element delay, etc., in the circuits constituting the DC/DC converter 101 (for instance the reference current value control circuit 108, the feedback circuit 109, etc.) is added, can easily give rise to oscillation. Conversely, phase rotation is less and oscillation hardly occurs as the frequency difference becomes smaller.

**[0012]** Values of  $f_p=965\text{Hz}$  and  $f_z=24.1\text{KHz}$  are obtained by substituting in formulas (1) and (2) specific values ( $C_{OUT}=330\mu\text{F}$ ,  $R_{ESR}=20\text{m}\Omega$ ) of a case where the smoothing capacitor 118 is an

electrolytic capacitor, with  $R_0=0.5\Omega$ . That is,  $f_z$  is 25 times as large as  $f_p$ . Oscillation is unlikely to occur in practice with such a  $f_z$  and  $f_p$  difference. On the other hand, values of  $f_p=3.18\text{KHz}$  and  $f_z=318\text{KHz}$  are obtained by substituting specific values ( $C_{OUT}=100\text{ }\mu\text{F}$ ,  $R_{ESR}=5\text{ m}\Omega$ ) of a case where the smoothing capacitor 118 is a ceramic capacitor.  $f_z$  is thus 100 times as large as  $f_p$ , a considerable frequency difference likely to result in oscillation.  $C_{OUT}=100\mu\text{F}$  is the maximum capacitance of a ceramic capacitor.

**[0013]** In light of the above, it is an object of the present invention to provide a DC/DC converter that does not deteriorate transient response upon load changes and that suppresses the occurrence of oscillation phenomena,, even when using a smoothing capacitor having a small ESR value ( $R_{ESR}$ ) and a small capacitance.

#### MEANS FOR SOLVING THE PROBLEM

**[0014]** In order to solve the above problems, the DC/DC converter according to claim 1 is a DC/DC converter for, through the opening and closing of a switching element, supplying power from an input power supply, via a coil, to an output terminal connected to a load, and adjusting the voltage of the output terminal, comprising; an element for coil current detection, provided interposed between the coil and the output terminal; a smoothing capacitor connected to the load side of the element for coil current detection, for smoothing the voltage of the output terminal; a reference current value control

circuit for detecting the voltage of the coil side of the element for coil current detection and for controlling a reference current value of a current flowing in the coil; and a feedback circuit for, in synchrony with a reference clock of a clock generator, closing the switching element, and opening the switching element when the current flowing in the coil exceeds the reference current value.

**[0015]** The DC/DC converter according to claim 2 is a DC/DC converter according to claim 1, wherein the element for coil current detection is a coil current detection resistor.

**[0016]** The DC/DC converter according to claim 3 is a DC/DC converter according to claim 1 or 2, wherein the smoothing capacitor is a ceramic capacitor

**[0017]** The DC/DC converter according to claim 4 is a DC/DC converter according to claim 1 or 2, wherein the equivalent series resistance value of the smoothing capacitor is smaller than that of an electrolytic capacitor.

**[0018]** The DC/DC converter according to claim 5 is a DC/DC converter according to claim 1 or 2, wherein the resistance value of the element for coil current detection is larger than the equivalent series resistance value of the smoothing capacitor.

**[0019]** The DC/DC converter according to claim 6 is a DC/DC converter according to claim 1 or 2, wherein the zero frequency of a frequency characteristic is determined by the element for coil current detection and the smoothing capacitor.



**[0020]** The DC/DC converter according to claim 7 is a DC/DC converter for, through the opening and closing of a switching element, supplying power from an input power supply, via a coil, to an output terminal connected to a load, and adjusting the voltage of the output terminal, with feedback to the switching element, comprising; an element for coil current detection, provided interposed between the coil and the output terminal, for detecting current flowing in the coil; and a smoothing capacitor connected to the load side of the element for coil current detection, for smoothing the voltage of the output terminal; wherein the zero frequency of a frequency characteristic is determined by the element for coil current detection and the smoothing capacitor.

#### EFFECTS OF THE INVENTION

**[0021]** The reference current value control circuit in the DC/DC converter of the present invention detects voltage on the coil side of an element for detecting coil current and controls a reference current value of the current flowing in the coil, and, as a result, the transient response isn't deteriorated upon load changes and the occurrence of oscillation phenomena is suppressed, even when using a smoothing capacitor having a small ESR value ( $R_{ESR}$ ) and small capacitance. Moreover, using a ceramic capacitor as the smoothing capacitor precludes breakdown on account of polarity, averts smoke-generation and ignition dangers, and, thanks to a small ESR

value ( $R_{ESR}$ ), allows reducing output voltage ripple.

#### BRIEF DESCRIPTION OF THE DRAWINGS

**[0022]** [Fig. 1] Fig. 1 is a circuit diagram of a DC/DC converter in accordance with an embodiment of the present invention.

[Fig. 2] Fig. 2 is a circuit diagram of a voltage generating circuit in the DC/DC converter of Fig. 1.

[Fig. 3] Fig. 3 is an operational waveform diagram of the DC/DC converter of Fig. 1.

[Fig. 4] Fig. 4 illustrates the characteristics of output current and voltage at the output terminal of the DC/DC converter of Fig. 1, (a) being a DC characteristic diagram, and (b) being a transient characteristic diagram.

[Fig. 5] Fig. 5 is circuit diagram of a conventional DC/DC converter.

[Fig. 6] Fig. 6 illustrates the characteristic of output current and voltage at the output terminal of the DC/DC converter of Fig. 5, (a) being a DC characteristic diagram, and (b) being a transient characteristic diagram.

[Fig. 7] Fig. 7 is an internal circuit diagram of a capacitor.

[Fig. 8] Fig. 8 is a frequency characteristic diagram of a DC/DC converter.

#### EXPLANATION OF REFERENCE NUMERALS

**[0023]**     1   DC/DC converter  
              3   load  
              8   reference current value control circuit  
              9   feedback circuit  
             10   clock generator  
             14   switching element  
             16   coil  
             17   coil current detection resistor  
             18   smoothing capacitor  
 $V_{cc}$    input power supply  
OUT   output terminal  
 $I_L$    current flowing in the coil (coil current)  
CLK   reference clock

#### BEST MODE FOR CARRYING OUT THE INVENTION

**[0024]**   Preferred embodiments of the present invention are explained below with reference to accompanying drawings. Fig. 1 is a circuit diagram of a DC/DC converter in an embodiment of the present invention.

**[0025]**   Through the opening and closing a switching element 14 of an N-type MOS transistor, the DC/DC converter 1 supplies power from an input power supply ( $V_{cc}$ ) to an output terminal OUT connected to a load 3 via a coil 16, and regulates the output terminal OUT so as to maintain a predetermined DC voltage. The DC/DC converter 1

comprises a coil current detection resistor 17 of an element for detecting a coil current  $I_L$  (the current flowing in the coil 16), provided interposed between the coil 16 and the output terminal OUT; a smoothing capacitor 18 connected to the load side of the coil current detection resistor 17, for smoothing the voltage of the output terminal OUT; a reference current value control circuit 8 for detecting the voltage of the coil side (connection point b) of the coil current detection resistor 17 and for controlling a reference current value  $I_{Lref}$  of a coil current  $I_L$ ; and a feedback circuit 9 for, in synchrony with a reference clock CLK of a clock generator 10, closing (switching on) the switching element 14 and opening (switching off) the switching element 14 when the coil current  $I_L$  exceeds the reference current value  $I_{Lref}$ . As the smoothing capacitor 18 is used a highly reliable ceramic capacitor, having no polarity, and free of smoke-generation and ignition dangers. To make the operation of the smoothing capacitor 18 easier to comprehend, the ESR (equivalent series resistance) of the same is also described in Fig. 1.

**[0026]** More specifically, a first terminal of the switching element 14 of the DC/DC converter 1 is connected to the input power supply ( $V_{CC}$ ) and the second terminal is connected to the coil 16. A second switching element 15 of a N-type MOS transistor is connected to the connection point (connection point a) of the switching element 14 and the coil 16, the other terminal of the second switching element 15

being connected to ground potential. That is, the switching element 14 and the second switching element 15 are high-side and low-side switching elements. The second switching element 15 is controlled so as to open and close in opposite phase to the switching element 14. Though the second switching element 15 may be replaced by a diode, the fact that one terminal of the coil 16 is at virtually ground potential when switched on makes it possible to achieve higher power efficiency than when a diode is used.

**[0027]** The coil current detection resistor 17 is connected to the other terminal (connection point b) of the coil 16 and generates in both terminals a detection voltage proportional to the coil current  $I_L$ . The main point herein is that a voltage detector 21 comprising two resistors connected in series is connected to the coil side of the coil current detection resistor 17 (connection point b). The other terminal of the voltage detector 21 is connected to ground potential. These resistors have a resistance value large enough to render the current flowing therethrough substantially negligible as compared to the coil current  $I_L$ . A connection point of the two resistors is connected to an inversion input terminal of an error amplifier 22, such that the voltage thereof is compared with a reference voltage inputted to a non-inversion input terminal of the error amplifier 22 from a reference power source 23, and is inverted, amplified, and outputted. The output of the error amplifier 22, which together with the voltage detector 21 constitutes the reference current value

control circuit 8, controls the reference current value  $I_{Lref}$  of the coil current  $I_L$ , as explained below.

**[0028]** The feedback circuit 9 comprises an offset voltage generator 25 for generating an offset voltage commensurate with the output voltage of the error amplifier 22; a comparator 26 for comparing this offset voltage with the detection voltage from the coil current detection resistor 17; and a logic circuit 27 for, on the basis of the reference clock CLK and the output of the comparator 26, controlling the opening and closing of the switching element 14 and the second switching element 15 via buffers 11, 12. The offset voltage, as explained below, corresponds to the reference current value  $I_{Lref}$  of the coil current  $I_L$ .

**[0029]** The output of the error amplifier 22 is inputted into a control input terminal of the offset voltage generator 25, while voltage signals of both terminals of the coil current detection resistor 17 are inputted into the two signal input terminals of the offset voltage generator 25. The offset voltage in response to the voltage of the control input terminal is relatively added to the low-voltage signal of the signal input terminals, and is outputted from two output terminals and inputted to both input terminals of the comparator 26. The comparator 26 outputs a high level if the detection voltage from the coil current detection resistor 17 is higher than the offset voltage, and a low level if the detection voltage from the coil current detection resistor 17 is lower than the

offset voltage. The logic circuit 27 comprises a flip-flop circuit. In the logic circuit 27, the output of the comparator 26 is inputted to a reset input terminal R, and the reference clock CLK of the clock generator 10 is inputted to a set input terminal S, while the output of a non-inversion output terminal Q is inputted to the switching element 14 via an output buffer 11 and the output of an inversion output terminal QB is inputted to the switching element 15 via an output buffer 12.

**[0030]** Fig. 2 illustrates a specific circuit example of the offset voltage generator 25. The output of the error amplifier 22 is connected to a control input terminal ADJ, one terminal on the load side of the coil current detection resistor 17 is connected to a signal input terminal IN-, and one terminal on the coil side of the coil current detection resistor 17 is connected to a signal input terminal IN+, while the inversion input terminal of the comparator 26 is connected to an output terminal OUT- and the non-inversion input terminal of the comparator 26 is connected to an output terminal OUT+. A current  $I_1$  corresponding to the control input terminal ADJ flows into a resistor 31 having a resistance value  $R_1$ ; this current  $I_1$  is transmitted through current-mirror circuits and flows into a PNP-type transistor 34 and an NPN-type transistor 35 that are connected in series to both terminals of a resistor 32. The resistor 32 and a resistor 33, described below, have a resistance value  $R_2$ .

**[0031]** The connection point of the resistor 32 and the PNP-type

transistor 34 is connected to a constant current source 36, parallel to the PNP-type transistor 34 and through which flows a current  $I_2$ , and to the output terminal OUT-. The connection point of the resistor 32 and the NPN-type transistor 35 is connected to the emitter of a PNP-type transistor 38 provided in parallel to the NPN-type transistor 35. The both terminals of the resistor 33 are connected to the constant current source 37 through which the current  $I_2$  flows, and to the emitter of a PNP-type transistor 39, respectively. The connection point of the resistor 33 and the constant current source 37 is connected to the output terminal OUT+. Furthermore, the voltage of the input terminal IN- is inputted to the base of the PNP-type transistor 38, while the voltage of the input terminal IN+ is inputted to the base of the PNP-type transistor 39.

**[0032]** The voltage at the output terminal OUT- is  $(V_{IN-}) + (V_f) + (I_1 + I_2) \times R_2$ , wherein  $V_{IN-}$  is the voltage at the input terminal IN-. The voltage at the output terminal OUT+ is  $(V_{IN+}) + (V_f) + I_2 \times R_2$ , wherein  $V_{IN+}$  is the voltage at the input terminal IN+. Herein,  $V_f$  is the forward bias voltage of the transistors. The voltage difference between the output terminal OUT- and the output terminal OUT+ is therefore  $(V_{IN-}) - (V_{IN+}) + I_1 \times R_2$ ; since  $I_1 \times R_2$  is equivalent to  $R_2/R_1$  times the voltage of the control input terminal ADJ, this voltage is relatively added, as an offset voltage, to the voltage of the input terminal IN- and is outputted from the output terminal OUT-.



**[0033]** In a constitution such as the above the offset voltage generator 25 can generate an offset voltage with good precision, though obviously that is also possible with other constitutions.

**[0034]** The operation of the DC/DC converter 1 is explained next with reference to Fig. 3. In the DC/DC converter 1, the logic circuit 27 is set, and the high-level voltage from the non-inversion output terminal Q and the low-level voltage from the inversion output terminal QB are outputted, at the rising edge of the clock signal CLK from the clock generator 10. The switching element 14 is switched on as a result (and the second switching element 15 is switched off); thereby, the voltage  $V_a$  of the connection point (a) between the switching element 14 and the coil 16 reaches the level of  $V_{CC}$  while the coil current  $I_L$  increases linearly. The coil current  $I_L$  flowing into the coil current detection resistor 17 continues increasing until the detection voltage, proportional to the coil current  $I_L$ , exceeds the offset voltage generated by the offset voltage generator 25. When the detection voltage exceeds the offset voltage, i.e., when the coil current  $I_L$  exceeds the reference current value  $I_{Lref}$ , the comparator 26 outputs a high level, the logic circuit 9 is reset, and the non-inversion output terminal Q outputs a low-level voltage while the inversion output terminal QB outputs a high-level voltage. As a result, the switching element 14 is switched off and the second switching element 15 is switched on, whereby the coil current  $I_L$  decreases linearly. The above operation takes place repeatedly in the

DC/DC converter 1.

**[0035]** The reference current value  $I_{Lref}$  of the coil current  $I_L$  is controlled by the reference current value control circuit 8, which comprises the voltage detector 21 and the error amplifier 22, by way of the offset voltage generator 25. In the DC/DC converter 1, specifically, when the voltage on the coil side of the coil current detection resistor 17 (connection point b) falls slightly, the voltage decrement is inverted and amplified by the error amplifier 22, via the voltage detector 21, and is inputted to the control input terminal of the offset voltage generator 25. Thereupon, the offset voltage of the offset voltage generator 25 rises and the reference current value  $I_{Lref}$  increases. Conversely, the reference current value  $I_{Lref}$  decreases when the voltage on the coil side of the coil current detection resistor 17 (connection point b) rises slightly. The feedback circuit 9 operates thus controlling the reference current value  $I_{Lref}$  so as to keep constant the voltage on the coil side of the coil current detection resistor 17 (connection point b).

**[0036]** The ripple (fluctuation)  $\Delta V_o$  of the output voltage  $V_o$  at the output terminal OUT is explained next. As described above, the coil current  $I_L$  repeatedly increases and decreases linearly, and has therefore a certain fluctuation band, which is ripple  $\Delta I_L$ . The coil current  $I_L$  passing through the coil current detection resistor 17 divides into a constant output current  $I_o$  flowing into the load 3 from the output terminal OUT and a charge/discharge current  $I_c$  of the

smoothing capacitor 18. The ripple  $\Delta I_L$  of the coil current  $I_L$  becomes herein the ripple  $\Delta I_C$  of the charge/discharge current  $I_C$  of the smoothing capacitor 18. Therefore the ripple  $\Delta V_O$  of the output voltage  $V_O$  is

$$\Delta V_O = \Delta I_C \times R_{ESR} = \Delta I_L \times R_{ESR} \dots (4)$$

wherein  $R_{ESR}$  is the ESR value of the smoothing capacitor 18.

**[0037]** As explained above, the smoothing capacitor 18 is a ceramic capacitor having a small  $R_{ESR}$ , of, for instance,  $5\text{m}\Omega$ . The  $R_{ESR}$  of electrolytic capacitors is higher, for instance  $20\text{m}\Omega$ . When those values are substituted in formula (4) it turns out that a ceramic capacitor allows reducing the ripple voltage  $\Delta V_O$  to one fourth of that of an electrolytic capacitor.

**[0038]** The transient response upon load changes in the DC/DC converter 1 is explained next. As described above, the reference current value control circuit 8 and the feedback circuit 9 keep the voltage on the coil 16 side of the coil current detection resistor 17 (connection point b) at a predetermined constant voltage  $V_{ref}$ . Therefore, when the output current  $I_O$  increases, the voltage  $V_O$  at the output terminal OUT drops slightly in accordance with the formula below. Specifically,

$$V_O = V_{ref} - I_O \times R_S \dots (5).$$

Fig. 4(a) illustrates the resulting DC characteristic of the output voltage  $V_O$  against the output current  $I_O$ . In the DC/DC converter 1, moreover, the extent of the drop of output voltage  $V_O$  at a

user-guaranteed maximum output current  $I_{Omax}$  must obviously fall within a variation tolerance range defined in the specifications.

**[0039]** This transient characteristic is illustrated in Fig. 4(b). As shown in the figure, undershoot and overshoot like those depicted in the above-described Fig. 6(b) can be suppressed herein by reducing slightly the output voltage  $V_o$  following an increase in the output current  $I_o$ . Specifically, when there occurs a sharp change of output current  $I_o$  in response to the load 3, the output voltage  $V_o$  readily changes transiently in the DC/DC converter 1 using a low-capacitance ceramic capacitor; however, by making such transient change into a change along the DC characteristic, undershoot and overshoot can be suppressed until the feedback circuit of the DC/DC converter 1 is able to respond. An additional advantage is that the drop in output voltage  $V_o$  in response to an increase in the output current  $I_o$  allows reducing power consumption.

**[0040]** The problem of oscillation in the DC/DC converter 1 is discussed next. In the DC/DC converter 1, as described above, the voltage detector 21 is connected to the coil side of the coil current detection resistor 17 (connection point b) and hence voltage is kept at a predetermined constant voltage by the reference current value control circuit 8 and the feedback circuit 9. Therefore, the resistance value ( $R_{ESR}+R_s$ ) resulting from adding to  $R_{ESR}$  the resistance value  $R_s$  of the coil current detection resistor 17, replaces  $R_{ESR}$  in formula (2). That is, the DC/DC converter 1 has a 1-pole / 1-zero

frequency characteristic in which the frequency of the pole ( $f_p$ ) and the frequency of the zero ( $f_z$ ) are obtained from the formulas below.

$$f_p = 1 / (2\pi \cdot R_o \cdot C_{OUT}) \quad \dots (6)$$

$$f_z = 1 / (2\pi \cdot (R_{ESR} + R_s) \cdot C_{OUT}) \quad \dots (7)$$

In the formulas,  $R_o$  is the resistance of the load,  $C_{OUT}$  is the capacitance of the smoothing capacitor 18,  $R_{ESR}$  is the ESR value of the smoothing capacitor 18, and  $R_s$  is the resistance of the coil current detection resistor 17. The zero frequency ( $f_z$ ) of the frequency characteristic is thus determined by the coil current detection resistor 17 and the smoothing capacitor 18.

**[0041]** Compared with formula (2),  $f_z$  is smaller in formula (7), and hence the frequency difference between  $f_p$  and  $f_z$  is smaller as well, which suppresses phase rotation and restrains oscillation. Specifically, values of  $f_p=3.18\text{KHz}$  and  $f_z=79.6\text{KHz}$  are obtained, in which  $f_z$  is about 25 times as large as  $f_p$ , by substituting the above values of a ceramic capacitor ( $R_o=0.5\Omega$ ,  $C_{OUT}=100\mu\text{F}$ ,  $R_{ESR}=5\text{m}\Omega$ ) in formulas (6) and (7), for  $R_s=15\text{m}\Omega$ . In a DC/DC converter 1 having this constitution, therefore, the frequency difference between  $f_z$  and  $f_p$  is identical to that of Fig. 5, in which an electrolytic capacitor is employed, even using herein a low- $R_{ESR}$  ceramic capacitor.

**[0042]** The present invention involves using a ceramic capacitor in a DC/DC converter, but the constitution of the invention allows using as well other kinds of capacitors to achieve effects such as

preventing degradation of transient response upon load changes, or suppressing the occurrence of oscillation phenomena, etc.